


LCX033AKB

1.1cm (0.44 Type) NTSC/PAL Color LCD Panel

Description

The LCX033AKB is a 1.1cm diagonal active matrix TFT-LCD panel addressed by polycrystalline silicon super thin film transistors with built-in peripheral driving circuit. This panel provides full-color representation in NTSC/PAL mode. RGB dots are arranged in a delta pattern featuring high picture quality of no fixed color patterns, which is inherent in vertical stripes and mosaic pattern arrangements.



Features

- The number of active dots: 180,000 (0.44 Type; 1.115cm in diagonal)
- Horizontal resolution: 400 TV lines
- High optical transmittance: 4.0% (typ.)
- High contrast ratio with normally white mode: 200 (typ.)
- Built-in H and V drivers (built-in input level conversion circuit, TTL drive possible)
- · High quality picture representation with RGB delta arranged color filters
- Full-color representation
- NTSC/PAL compatible
- Up/down and/or right/left inverse display function
- 4:3 and 16:9 aspect switching function
- Power save mode (Through current reduction by stop of level shifter and scanner during power supply cutoff)

Element Structure

Dots

Total dots : 827 (H) \times 228 (V) = 188,556 Active dots: 800 (H) \times 225 (V) = 180,000


• Built-in peripheral driver using polycrystalline silicon super thin film transistors.

Applications

- Viewfinders
- Super compact liquid crystal monitors etc.

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

Block Diagram



Absolute Maximum Ratings (Vss = 0V)

| H and V driver supply voltages | Vdd | -1.0 to +17 | V |
|---|------------------|-------------|----|
| Common pad voltage | COM | -1.0 to +17 | V |
| H driver input pin voltage | HST, HCK1, HCK2 | -1.0 to +17 | V |
| | RGT | | |
| V driver input pin voltage | VST, VCK | -1.0 to +17 | V |
| | EN, BLK, DWN | | |
| Power save mode input pin voltage | STB | -1.0 to +17 | V |
| Video signal input pin voltage | GREEN, RED, BLUE | -1.0 to +15 | V |
| Operating temperature | Topr | -10 to +70 | °C |
| Storage temperature | Tstg | -30 to +85 | °C |

Operating Conditions (Vss = 0V)

Supply voltage

VDD 11.4 to 14.0 V Input pulse voltage (Vp-p of all input pins except video signal input pins) Vin 2.6V (more than)


Pin Description

| Pin No. | Symbol | Description | Pin No. | Symbol | Description |
|------------|--------|--|------------|--------|--|
| 1 | СОМ | Common voltage of panel | 9 | RGT | Drive direction pulse for H shift register (H: normal, L: reverse) |
| 2 | GREEN | Video signal (G) to panel | 10 | DWN | Drive direction pulse for V shift register (H: normal, L: reverse) |
| 3 | RED | Video signal (R) to panel | 11 | EN | Enable pulse for gate selection |
| 4 | BLUE | Video signal (B) to panel | 12 | STB | For power save mode control (L-power save mode) |
| 5 | BLK | Top/bottom block display pulse | 13 | VCK | Clock pulse for V shift register drive |
| 6 | HCK1 | Clock pulse for H shift register drive | 14 | VST | Start pulse for V shift register drive |
| 7 | HCK2 | Clock pulse for H shift register drive | 15 | Vss | GND (H, V drivers) |
| 8 | HST | Start pulse for H shift register drive | 16 | Vdd | Power supply for H and V drivers |


Input Equivalent Circuit

To prevent static charges, protective diodes are provided for each pin except the power supply. In addition, protective resistors are added to all pins except video signal input. All pins are connected to Vss with a high resistance of $1M\Omega$ (typ.). The equivalent circuit of each input pin is shown below: (The resistor value: typ.)


(1) Video signal input




(2) HCK1, HCK2




(3) HST



(4) RGT, VST, EN, VCK, BLK, DWN, STB



(5) COM



Example of single-phase

I/O characteristics

Input voltage [V]

Level Conversion Circuit

The LCX033AKB has a built-in level conversion circuit in the clock input unit located inside the panel. The circuit voltage is stepped up to VDD inside the panel. This level conversion circuit meets the specifications of a 3.0V power supply of the externally-driven IC.

Output voltage (inside panel)

Output voltage (inside panel)

Vdd

Vdd

2

1. I/O characteristics of level conversion circuit


(For a single-phase input unit)

An example of the I/O voltage characteristics of a level conversion circuit is shown in the figure to the right. The input voltage value that becomes half the output voltage (after voltage conversion) is defined as Vth. The Vth value varies depending on the VDD voltage. The Vth values under standard conditions are indicated in the table below. (HST, VST, EN, RGT, VCK, BLK, DWN and STB in the case of a singlephase input)

| | | | | Vdd = | 12.0V |
|------------------------|--------|------|------|-------|-------|
| Item | Symbol | Min. | Тур. | Max. | Unit |
| Vth voltage of circuit | Vth | 0.35 | 1.50 | 2.60 | V |




An example of I/O voltage characteristics of a level conversion circuit for a differential input is shown in the figure to the right. Although the characteristics, including those of the Vth voltage, are basically the same as those for a single-phased input, the twophased input phase is defined. (Refer to clock timing conditions.)




Vth

2. Current characteristics at the input pin of level conversion circuit

A slight pull-in current is generated at the input pin of the level conversion circuit. (The equivalent circuit is shown to the right.) The current volume increases as the voltage at the input pin decreases, and is maximized when the pin is grounded. (Refer to electrical characteristics.)





Pull-in current characteristics at the input pin



Input Signals


1. Input signal voltage conditions (Vss = 0V, VDD = 11.4 to 14V)

| Item | | Symbol | Min. | Тур. | Max. | Unit |
|--------------------------|--------|--------|------------|-----------|------------|------|
| H driver input voltage | (Low) | VHIL | -0.35 | 0.0 | 0.35 | V |
| (HST, HCK1, HCK2, RGT) | (High) | VHIH | 2.6 | 3.0 | 3.5 | V |
| V driver input voltage | (Low) | VVIL | -0.35 | 0.0 | 0.35 | V |
| (VST, VCK, EN, BLK, DWN) | (High) | VVIH | 2.6 | 3.0 | 3.5 | V |
| Common voltage of panel | | Vсом | VVC - 0.45 | VVC - 0.3 | VVC - 0.15 | V |

| Item | Symbol | Min. | Тур. | Max. | Unit |
|--------------------------------|--------|-----------|------|-----------|------|
| Video signal input range | Vsig | Vss + 1.3 | | Vdd – 1.8 | V |
| Video signal input white level | VsigL | 0.5 | | | V |

Note) Video signal shall be symmetrical to video signal center voltage VVC.

Supplement) Video signal input range is set within the range shown below for VDD and Vss. Also, video signal white level is defined for VVC as shown below.



Supplement2) When power save mode is used, use video signal and COM pin within the condition ±0.15V to prevent DC applying to LCD.

| | Item | Symbol | Min. | Тур. | Max. | Unit |
|-------|-------------------------------|--------|------|------|------|-------|
| | Hst rise time | trHst | | | 30 | |
| HST | Hst fall time | tfHst | | | 30 | |
| 101 | Hst data set-up time | tdHst | -100 | 60 | 100 | |
| | Hst data hold time | thHst | -200 | -120 | -50 | |
| | Hckn ^{*2} rise time | trHckn | | | 30 | ns |
| нск | Hckn ^{*2} fall time | tfHckn | | | 30 | - 115 |
| | Hck1 fall to Hck2 rise time | to1Hck | -15 | 0 | 15 | |
| | Hck1 rise to Hck2 fall time | to2Hck | -15 | 0 | 15 | |
| | Vst rise time | trVst | | | 100 | |
| VST | Vst fall time | tfVst | | | 100 | |
| V31 | Vst data set-up time | tdVst | -50 | 32 | 50 | 110 |
| | Vst data hold time | thVst | -50 | -32 | -20 | – µs |
| VCK | Vck rise time | trVck | | | 100 | |
| VCK | Vck fall time | tfVck | | | 100 | |
| | En rise time | trEn | | | 100 | |
| EN | En fall time | tfEn | | | 100 | ns |
| | Vck rise/fall to En fall time | tdVck | -100 | 0 | 100 | |
| | BLK rise time | trBlk | | | 100 | |
| BLK*3 | BLK fall time | tfBlk | | | 100 | |
| | BLK pulse width | twBlk | | 1.0 | | ms |
| | BLK fall to CLR fall time | toClr | 600 | 700 | 800 | ns |

2. Clock timing conditions (Ta = 25° C, Input voltage = 3.0V, VDD = 12.0V)

*2 Hckn means Hck1, Hck2. (fHckn = 1.84MHz, fVckn = 7.865kHz)

 \ast3 BLK pulse is used only for 16:9 mode. For 4:3 mode, connect to Vss.

<Horizontal Shift Register Driving Waveform>

| | Item | Symbol | Waveform | Conditions |
|-----|------------------------------|--------|--|---|
| | Hst rise time | trHst | HST 10% | HCKn ^{*2} duty cycle 50% |
| | Hst fall time | tfHst | trHst tfHst | to1Hck = 0ns to2Hck = 0ns |
| HST | Hst data set-up time | tdHst | *4 HST | HCKn^{*2} duty cycle 50% |
| | Hst data hold time | thHst | HCK1 | to1Hck = 0ns to2Hck = 0ns |
| | Hckn ^{*2} rise time | trHckn | 90% *2 HCKn 10% 90% 10% | HCKn^{*2} duty cycle 50% to1Hck = 0ns |
| | Hckn ^{*2} fall time | tfHckn | trHckn tfHckn | to2Hck = 0ns tdHst = 135ns thHst = -135ns |
| HCK | Hck1 fall to Hck2 rise time | to1Hck | *4 50% HCK1 50% | • tdHst = 135ns |
| | Hck1 rise to Hck2 fall time | to2Hck | HCK2 to2Hck to1Hck | thHst = −135ns |

<Vertical Shift Register Driving Waveform>

| | Item | Symbol | Waveform | Conditions |
|-----|---------------------------|--------|---------------------------------------|-------------------------------|
| | Vst rise time | trVst | VST 10% | • VCK |
| | Vst fall time | tfVst | trVst tfVst | duty cycle 50% |
| VST | Vst data set-up time | tdVst | *4 VST 50% 50% 50% 50% | • VCK |
| | Vst data hold time | thVst | VCK tdVst thVst | duty cycle 50% |
| VCK | Vck rise time | trVck | 90% 90% 10% 10% | VCK duty cycle 50% |
| | Vck fall time | tfVck | trVck tfVck | tdVst = 32µs thVst = −32µs |
| | En rise time | trEn | 90% 10% 10% 90% | VCK duty cycle 50% |
| | En fall time | tfEn | | to1Vck = 0ns to2Vck = 0ns |
| EN | Vck rise to En rise time | tdVck | *4 VCK 50% | VCK duty cycle 50% |
| | Vck rise to En fall time | tdVck | EN 50% 50% tdVck tdVck | to1Vck = 0ns to2Vck = 0ns |
| | BLK rise time | trBlk | 10% | |
| | BLK fall time | tfBlk | | |
| BLK | BLK pulse width | twBlk | *4 50% twBlk 50% | |
| | BLK fall to CLR fall time | toClr | CLR50% | |

*4 Definitions: The right-pointing arrow (→) means +.
 The left-pointing arrow (→) means -.

The black dot at an arrow (•) indicates the start of measurement.

Electrical Characteristics

1. Horizontal drivers

| Item | | Symbol | Min. | Тур. | Max. | Unit | Condition |
|--------------------------|------------------------------------|--------|------|------|------|------|------------|
| Input pin capacitance | HCKn | CHckn | | 5 | 10 | pF | |
| | HST | CHst | | 5 | 10 | pF | |
| Input pin current | HCK1 | IHck1 | -500 | -130 | | μA | HCK1 = GND |
| | HCK2 | IHck2 | -500 | -150 | | μA | HCK2 = GND |
| | HST | IHst | -300 | -20 | | μA | HST = GND |
| | RGT | IRgt | -100 | -15 | | μA | RGT = GND |
| | STB | Istb | -100 | -15 | | μA | STB = GND |
| Video signal input pin c | Video signal input pin capacitance | | | 50 | | pF | |

2. Vertical drivers

| Item | | Symbol | Min. | Тур. | Max. | Unit | Condition |
|-----------------------|--------------------------------|-------------------------------------|------|------|------|------|---------------------------------|
| Input pin capacitance | VCK | CVck | | 5 | 10 | pF | |
| | VST | CVst | | 5 | 10 | pF | |
| | VST EN DWN VCK BLK | IVst IEn IDwn IVck IBlk | -100 | -15 | | μA | VST, EN, DWN, VCK, BLK = GND |

3. Total power consumption of the panel

| Item | Symbol | Min. | Тур. | Max. | Unit |
|---|--------|------|------|------|------|
| Total power consumption of the panel (NTSC) | PWR | | 30 | 50 | mW |
| Power consumption during power save | | | 0.6 | | mW |

4. VCOM input resistance, Video signal input resistance


| Item | Symbol | Min. | Тур. | Max. | Unit |
|-------------------------------------|--------|------|------|------|------|
| VCOM – Vss input resistance | Rcom | 0.5 | 1 | 1.2 | MΩ |
| Video signal – Vss input resistance | Rsig | 0.5 | 1 | 1.2 | MΩ |

Electro-optical Characteristics

(Ta = 25°C, NTSC mode)

| Item | | | | Symbol | Measurement method | Min | Тур. | Max. | Unit |
|------------------------|-----------------------|------------|---------|---------|-----------------------|-------|-------|-------|------------------|
| Contrast | | 12.0V | 60°C | CR4.060 | 1 | 70 | 200 | | |
| ratio | $Vsig = 6.0 \pm 4.0V$ | | 25°C | CR4.025 | I | 70 | 200 | | |
| Optical transmittance | | | 60°C | Т | 2 | 3.2 | 4.0 | — | % |
| Chromaticity | | R | Х | Rx | 3 | 0.580 | 0.620 | 0.660 | CIE standards |
| | | | Y | Ry | | 0.300 | 0.340 | 0.380 | |
| | | G | Х | Gx | | 0.250 | 0.290 | 0.330 | |
| | | | Y | Gy | | 0.550 | 0.590 | 0.630 | |
| | | В | Х | Bx | | 0.105 | 0.140 | 0.175 | |
| | | | Y | Ву | | 0.070 | 0.110 | 0.150 | |
| | | V90 | 25°C | V90-25 | | 1.1 | 1.6 | 2.2 | |
| | | V 90 | 60°C | V90-60 | 4 | 1.0 | 1.5 | 2.1 | V |
| V-T | | V50 | 25°C | V50-25 | | 1.5 | 2.0 | 2.5 | |
| characteristics | | V 50 | 60°C | V50-60 | 4 | 1.4 | 1.9 | 2.4 | |
| | | V10 | 25°C | V10-25 | | 2.2 | 2.6 | 3.2 | |
| | | | 60°C | V10-60 | | 2.1 | 2.5 | 3.1 | |
| Half tone color reproc | | production | R vs. G | V50RG | 5 | _ | -0.10 | -0.25 | - V |
| | | | B vs. G | V50BG | | | 0.07 | 0.45 | |
| Response tim | | ON time | 0°C | ton0 | 6 | — | 30 | 100 | - ms |
| | e time | | 25°C | ton25 | | | 20 | 40 | |
| | | OFF time | 0°C | toff0 | | | 65 | 150 | |
| | | | 25°C | toff25 | | | 25 | 60 | |
| Flicker | | | 60°C | F | 7 | | | -40 | dB |
| Image retention time | | | 60 min. | YT60 | 8 | | | 20 | s |





1. Contrast Ratio

Contrast Ratio (CR4.0) is given by the following formula (1).

$$CR_{4.0} = \frac{L_{4.0} \text{ (White)}}{L_{4.0} \text{ (Black)}} \dots (1)$$

L4.0 (White): Surface luminance of the TFT-LCD panel at $V_{DD} = 12.0V$, VVC = 6.0V, $V_{COM} = 5.7V$ and the RGB signal amplitude $V_{AC} = 0.5V$.

L4.0 (Black): Surface luminance of the panel at $V_{AC} = 4.0V$.

2. Optical Transmittance

Optical Transmittance (T) is given by the following formula (2).

 $T = \frac{L \text{ (White)}}{Luminance of Back Light} \times 100 \text{ [\%] ...(2)}$

L (White) is the same expression as defined in the "Contrast Ratio" section.

3. Chromaticity

Chromaticity of the panels are measured by System I. Raster modes of each color are defined by the representations at the input signal amplitude conditions shown in the table below. System I uses Chromaticity of x and y on the CIE standards here.

| | | Signal amplitudes (VAC) supplied to each input | | | | | |
|--------|---|--|---------|---------|--|--|--|
| | | R input | G input | B input | | | |
| Raster | R | 0.5 | 4.0 | 4.0 | | | |
| | G | 4.0 | 0.5 | 4.0 | | | |
| | В | 4.0 | 4.0 | 0.5 | | | |
| - | | | • | | | | |

(Unit: V)


4. V-T Characteristics

V-T characteristics, the relationship between signal amplitude and the transmittance of the panels, are measured by System II. V₉₀, V₅₀ and V₁₀ correspond to the each voltage which defines 90%, 50% and 10% of transmittance respectively. (Transmittance at V_{AC} = 0.5V is 100%.)

5. Half Tone Color Reproduction Range

Half tone color reproduction range of the LCD panels is characterized by the differences between the V-T characteristics of R, G and B. The differences of these V-T characteristics are measured by System II. System II defines signal voltages of each R, G, B raster modes which correspond to 50% of transmittance, V_{50R}, V_{50G} and V_{50B} respectively. V_{50RG} and V_{50BG}, the voltage differences between V_{50R} and V_{50B} and V_{50B} and V_{50G}, are simply given by the following formulas (3) and (4) respectively.

V50RG = V50R - V50G ...(3) V50BG = V50B - V50G ...(4)



VAC – Signal amplitude [V]


6. Response Time

Response time ton and toff are defined by the formulas (5) and (6) respectively.

ton = t1 - tON ...(5)toff = t2 - tOFF ...(6)

- t1: time which gives 10% transmittance of the panel.
- t2: time which gives 90% transmittance of the panel.

The relationships between t1, t2, tON and tOFF are shown in the right figure.



7. Flicker

Flicker (F) is given by the formula (7). DC and AC (NTSC: 30Hz, rms, PAL: 25Hz, rms) components of the panel output signal for gray raster^{*} mode are measured by a DC voltmeter and a spectrum analyzer in System II.

$$F (dB) = 20 \log \left\{ \frac{AC \text{ component}}{DC \text{ component}} \right\} ... (7)$$

 * R, G, B input signal condition for gray raster mode is given by Vsig = 6.0 \pm V50 (V)

where: V_{50} is the signal amplitude which gives 50% of transmittance in V-T characteristics.

8. Image Retention Time

Apply the monoscope signal to the LCD panel for 60 minutes and then change this signal to the gray scale of Vsig = $6.0 \pm Vac$ (Vac: 3 to 4V), judging by sight at Vac that hold the maximum image retention, measure the time till the residual image becomes indistinct.



Vsig waveform

9. Method of Measuring the Optimum Vcom

There are two methods of measuring the optimum Vcom using the photoelectric element.


9-1. Method of Measuring Flicker

In the field invert drive mode, adjust the flicker level of the half tone (Vsig = 1.5 to 2.5V) using the photoelectric element and oscilloscope so that its 30Hz component becomes minimum. The Vcom value at this time is taken to be the optimum Vcom.

9-2. Method of Measuring Contrast

In the normal 1H invert drive mode, adjust the optical output voltage of the half tone (Vsig = 1.5 to 2.5V) so that it becomes minimum. The Vcom value at this time is taken to be the optimum Vcom.

Example of Back Light Spectrum (Reference)




Wave length 380 - 780 [nm]

Description of Operation

1. Color Coding

Color filters are coded in a delta arrangement. The shaded area is used for the dark border around the display.



2. LCD Panel Operations

- A vertical driver, which consists of vertical shift registers, enable-gates and buffers, applies a selected pulse to every 225 gate lines sequentially in every horizontal scanning period. A vertical shift register scans the gate lines from the top to bottom of the panel at DWN = High level.
- The selected pulse is delivered when the enable pin turns to High level. PAL mode images are displayed by controlling the enable and VCK pin. The enable pin should be High when not in use.
- A horizontal driver, which consists of horizontal shift registers, gates and CMOS sample-and-hold circuits applies selected pulses to every 800 signal electrodes sequentially in a single horizontal scanning period.
- Through current of the level shifter during power supply cutoff can be reduced by STB pin. (power save mode)
 Power save mode is set at STB = Low level.
- Vertical and horizontal drivers address one pixel and then turn on Thin Film Transistors (TFTs; two TFTs) to apply a video signal to the dot. The same procedures lead to the entire 225 × 800 dots to display a picture in a single vertical scanning period.
- Pixel dots are arranged in a delta pattern, where sets of RGB pixels are positioned with 1.5-dot shifted against adjacent horizontal line. 1.5-dot shift of a horizontal driver output pulse against horizontal synchronized signal is required to apply a video signal to each dot properly. 1H reversed displaying mode is required to apply video signal to the panel.
- The video signal shall be input with polarity-inverted system in every horizontal cycle.
- The relationship between the vertical shift register start pulse VST and the vertical display period, and the horizontal shift register start pulse HST during right scan (RGT = High level) and the horizontal display period are shown below.

• This LCD panel provides the following functions.


- Right/left inverse mode
- Up/down inverse mode

These modes are controlled by two signals, RGT and DWN.

| RGT | Mode |] | DWN | Mode |
|-----|------------|---|-----|-----------|
| н | Right scan | | Н | Down scan |
| L | Left scan | | L | Up scan |

When the horizontal direction is displayed with the left scan (RGT = low level), invert HCK1 and HCK2 and input them. The center of image is not shifted away the correct position by inverting them. (When the system configuration indicated on this data sheet is used, timing generator performs this operation automatically.)

(1) Vertical display cycle



The horizontal display cycle consists of 800/3 = 267 clock pulses because of RGB simultaneous sampling. * Refer to Description of Operation "3. RGB Simultaneous Sampling."


3. RGB Simultaneous Sampling

Horizontal driver samples R, G and B signal simultaneously, which requires the phase matching between R, G and B signals to prevent horizontal resolution from deteriorating. Thus phase matching between each signal is required using an external signal delaying circuit before applying video signal to the LCD panel.


Two methods are applied for the delaying procedure: Sample and hold and Delay circuit. These two block diagrams are as follows.

The LCX033AKB has the right/left inverse function. The following phase relationship diagram indicates the phase setting for the right scan (RGT = High level). For the left scan (RGT = Low level), the phase setting shall be inverted between B and G signals.


(1) Sample and hold (right scan)




<Phase relationship of delaying sample-and-hold pulses> (right scan)








Example of Color Filter Spectrum (Reference)



Color Display System Block Diagram

An example of single-chip display system is shown below.



Notes on Handling

(1) Static charge prevention

Be sure to take following protective measures. TFT-LCD panels are easily damaged by static charge.

- a) Use non-chargeable gloves, or simply use bare hands.
- b) Use an earth-band when handling.
- c) Do not touch any electrodes of a panel.
- d) Wear non-chargeable clothes and conductive shoes.
- e) Install conductive mat on the working floor and working table.
- f) Keep panels away from any charged materials.
- g) Use ionized air to discharge the panels.
- (2) Protection from dust and dirt
 - a) Operate in clean environment.
 - b) When delivered, a surface of a panel (Polarizer) is covered by a protective sheet. Peel off the protective sheet carefully not to damage the panel.
 - c) Do not touch the surface of a panel. The surface is easily scratched. When cleaning, use a clean-room wiper with isopropyl alcohol. Be careful not to leave stain on the surface.
 - d) Use ionized air to blow off dust at a panel.
- (3) Other handling precautions
 - a) Do not twist or bend the flexible PC board especially at the connecting region because the board is easily deformed.
 - b) Do not drop a panel.
 - c) Do not twist or bend a panel or a panel frame.
 - d) Keep a panel away from heat source.
 - e) Do not dampen a panel with water or other solvents.
 - f) Avoid to store or to use a panel in a high temperature or in a high humidity, which may result in panel damages.

Package Outline Unit: mm

